

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-Memory, CPU-PEG/Display	3,4
CPU-Control/MISC/CFG/Audio	5
CPU-Power,CPU-GND	6,7
DDR4 DIMM1&DDR4 DIMM2	8,9,10,11
PCH-USB/PCIE/DMI/SATA	12
PCH-Audio/Display/Clock	13
PCH-GPIO/USB0C#/SATASTRAP	14
PCH-LPC/SPI/SMBUS/MISC	15
PCH-Power,PCH-GND,PCH-Strap	16,17,18
PCIE SLOT-CPU(X16)	19
PCIE SLOT-PCH(X1)	20
SIO-NCT5567D / FAN CONTROLLOR	21,22
AUDIO - ALC887,AUDIO - depop circuit	23,24
LAN - RTL8111H	25
DVI/HDMI/VGA	26,27,28
USB2.0/USB3.0/LAN_USB/SATA connector	29~32
CLR_CMOS circuit/BIOS ROM	33,34
ACPI CONTROLLER	35
PWM-RT3607BC/VCORE 4PHASE/VGT 2PHASE	36,37,38
DDR-RT8231/DDR-PM2143-VPP25	39,40
CPU PWR_STPLL/SFR_OC /PCH Core power	41,42
VCCSA - POWER/VCCIO - POWER	43,44
ATX F_Panel/TPM/MSI_LED	45
DEBUG LED/EMI CAP/Manial Part	46,47,48
Power Map/Power Sequence/GPIO MAP	49,50,51
Revision History	52

# MS-7C13

intel -CoffeeLake-S plamform

ATX:226mm\*185mm

Ver: 10

CPU:

System Chipset:

LGA1151

Kaby Lake H310C

CPU POWER PAK \*4Phase

GT POWER PAK \*2 Phase

Onboard Chip:

PWM:

SIO: NCT5567D

VCORE - RT3607

HD Audio Codec: ALC887

DDR - RT8231

LAN: RTL8111H

DDR VPP25- MP2143

Flash ROM: SPI 128Mb/16 MB

PCH(1.05V) - RT8125E

DP to VGA: IT6516

VCCSA - RT8125E

VCCIO - SY8288

Main Memory:

DDR4 \* 2 (Dual Channel)

ACPI:

5VDAUL:uP7501

5VDIMM:uP7501

3VSB:MP2147

3VDSW: GS7133


VCCSTPLL:GS7133


Expansion Slots:

PCI Express (X16) Slot \* 1

PCI Express (X1 ) Slot \* 2


MS-7C13 Block Diagram









N12-151A020-F02






N12-151A020-F02


Remove Test Point 11/21/2017






MICRO-STAR INT'L CO.,LTD			
MS-7C13			
Size Custom	Document Description CPU-PEG/Display	Rev 10	
Date: Monday, June 25, 2018	Sheet 4 of 53		






CFG Table			
	HIGH	LOW	DESCRIPTION
0	No Lock	Lock	PCU PLL lock
1			RSVD
2	NORM	REVERSE	PEG LANS REVERSAL
3			RSVD
4	DISABLE	ENABLE	eDP
5	DISABLE	ENABLE	PEGOCFGSEL[0]
6	DISABLE	ENABLE	PEGOCFGSEL[1]
7	RESET#	BIOS REQ	PEG DEPR TRAINING
8			RSVD
9			RSVD
10			RSVD
11			RSVD
12			RSVD
13			RSVD
14	RSVD		
15	RSVD		




N12-151A020-F02









<b>MICRO-STAR INT'L CO.,LTD</b>			
<b>MS-7C13</b>			
Size Custom	Document Description <b>CPU-Power</b>	Rev 10	
Date: Monday, June 25, 2018		Sheet 6 of 53	




A0 B0

3 M\_DQS\_A\_DP7 M\_DQS\_A\_DP7 278  
3 M\_DQS\_A\_DN7 M\_DQS\_A\_DN7 277  
3 M\_DQS\_A\_DP6 M\_DQS\_A\_DP6 267  
3 M\_DQS\_A\_DN6 M\_DQS\_A\_DN6 266  
3 M\_DQS\_A\_DP5 M\_DQS\_A\_DP5 256  
3 M\_DQS\_A\_DN5 M\_DQS\_A\_DN5 255  
3 M\_DQS\_A\_DP4 M\_DQS\_A\_DP4 245  
3 M\_DQS\_A\_DN4 M\_DQS\_A\_DN4 244  
3 M\_DQS\_A\_DP3 M\_DQS\_A\_DP3 186  
3 M\_DQS\_A\_DN3 M\_DQS\_A\_DN3 185  
3 M\_DQS\_A\_DP2 M\_DQS\_A\_DP2 175  
3 M\_DQS\_A\_DN2 M\_DQS\_A\_DN2 174  
3 M\_DQS\_A\_DP1 M\_DQS\_A\_DP1 164  
3 M\_DQS\_A\_DN1 M\_DQS\_A\_DN1 163  
3 M\_DQS\_A\_DP0 M\_DQS\_A\_DP0 153  
3 M\_DQS\_A\_DN0 M\_DQS\_A\_DN0 152  
3 M\_CK\_A\_DP1 M\_CK\_A\_DP1 218  
3 M\_CK\_A\_DN1 M\_CK\_A\_DN1 219  
3 M\_CK\_A\_DP0 M\_CK\_A\_DP0 74  
3 M\_CK\_A\_DN0 M\_CK\_A\_DN0 75  
3 M\_CS#\_A1 89  
3 M\_CS#\_A0 84  
3 M\_CKE\_A1 203  
3 M\_CKE\_A0 60  
3 M\_ODT\_A1 91  
3 M\_ODT\_A0 87  
3 M\_ALERT\_A\_N M\_ALERT\_A\_N 208  
3 M\_ACT\_A\_N M\_ACT\_A\_N 62  
3 M\_PARITY\_A M\_PARITY\_A 222  
230 SAVE\_N\_NC  
144 RFU-0  
205 RFU-1  
227 RFU-2



2014.10.16  
For DDR white paper 0.89



DDRIV-288P\_BLACK-RH-23

N13-2880561-L06


15,21 SMBCLK\_VCC SMBCLK\_VCC R238 0R/4 SMB\_CLK\_DIMM SMB\_CLK\_DIMM 9  
15,21 SMBDATA\_VCC SMBDATA\_VCC R241 0R/4 SMB\_DATA\_DIMM SMB\_DATA\_DIMM 9


DIMM1 (CHANNEL-A)  
ADDRESS = 0:0 [SA1:SA0]




MICRO-STAR INT'L CO.,LTD		
MS-7C13		
Size	Document Description	Rev
Custom	DDR4 DIMM 1	10
Date:	Monday, June 25, 2018	Sheet 8 of 53










N13-2880561-L06





Between CPU Socket and DIMM Slot.




0.1uFx1 per dimm







N13-2880561-L06






DDRIV-288P BLACK-RH-23  
**N13-2880561-L06**




DDRIV-288P BLACK-RH-23  
**N13-2880561-L06**



Place close to DIMM2












H310C Note:Polarity inversion and lane reversal on DMI link is not allowed.  
2018/5/30 modify.



Close to PCH

Close to PCH



Model	ERP	Option	R329	R332	R347,R349	R465,R462
7C13-VH	7C31-0**	STD	unstuff	stuff	stuff	unstuff
7C13-VD	7C31-0**	A	stuff	unstuff	unstuff	stuff



**MICRO-STAR INT'L CO.,LTD**

**MS-7C13**

Size Custom	Document Description <b>PCH-Audio/Display/Clock</b>	Rev 10
Date: Monday, June 25, 2018	Sheet 13 of 53	



```
GPIO (SMI/NMI) :
GPP_B14,GPP_B20,GPP_B23
GPP_C[23:22]
GPP_D[4:0]
GPP_E[8:0]
GPP_I[3:0]
GPP_G[7:0] (Support SMI# only)
```



Model	ERP	Option	GPP_G21	GPP_G22	GPP_G23
7C13-VH	7C31-0**	STD	0	0	0
7C13-VD	7C31-0**	A	0	0	1




**MICRO-STAR INT'L CO.,LTD**

MS-7C13

Size	Document Description
Custom	<b>PCH-GPIO/USBOC#/SATASTRAP</b>

Date: Monday, June 25, 2018	Sheet 14 of 53
-----------------------------	----------------


Rev  
10




PCH\_1VSB 8.72A

VCC3 0.007A


3VSB 0.846A






K1, K2  
<120MIL





A43, B43  
<120MIL







C44, C45  
<120MIL



POWER




V21, V23, V25,  
V26, V28, V29  
<120MIL



AE13  
<200MIL



BC20  
<120MIL



BC20  
<120MIL




MICRO-STAR INT'L CO.,LTD


MS-7C13

Size	Document Description	Rev
Custom	PCH-Power	10
Date:	Monday, June 25, 2018	Sheet 16 of 53


VSS




Internal pull-down 20K is disabled after PLTRST#




Internal pull-down 20K is disabled after PLTRST#




Internal pull-down 20K is disabled after RSMRST






Internal pull-down 20K is disabled after RSMRST




Internal pull-down 20K is disabled after RSMRST





Internal pull-down 20K is disabled after PLTRST









	<b>MICRO-STAR INT'L CO.,LTD</b>		
	<b>MS-7C13</b>		
	Size Custom	Document Description <b>PCIE SLOT-CPU(X16)</b>	Rev 10
	Date: Monday, June 25, 2018	Sheet 19 of 53	







TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

2.GPIO可以由BIOS切换 PWM/DC MODE







TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

2.GPIO可以由BIOS切换 PWM/DC MODE




Type B:  
ALC892/887






Rear Line OUT De-POP circuit

De-pop circuit for Rear Line out & Front Headphone out)





Digital

Analog




Audio LED





History:  
2014/02/13: stuff de-pop circuit of Line out & HP out.

8111H:B06-08111CC-R09  
8111G:B06-081116C-R09











	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15













# DVI level shifter


VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)




# HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)




for EMI  
靠近 power pin



If connect to eDP port,must confirm whether it support hot plug detection HPD and re-auxtraining



If have VSIS1.2 SPEC request, can change bead to L02-2208012-M09 use, It test pass.



MS-7C13






Size Custom	Document Description <b>VGA - ITE6516</b>	Rev 10
Date: Monday, June 25, 2018		Sheet 28 of 53






## Rear USB1 port 9,10

Change L9,L10 from NI to I 0ohm.  
2018/6/19









N53-18M0091-F02  
AVL : N53-18M0121-L06







## Front JUSB3 port 1,2

Change L7,L8 from NI to I 0ohm.  
2018/6/19



MICRO-STAR INT'L CO.,LTD			
MS-7C13			
Size	Document Description		Rev
Custom	Rear USB3 & Front Connector		10
Date:	Monday, June 25, 2018	Sheet	30 of 53





MICRO-STAR INT'L CO.,LTD


MS-7C13

Size Custom	Document Description <b>SATA connector</b>	Rev 10
Date: Monday, June 25, 2018	Sheet 31 of 53	

## VBAT



For Factory VBAT test use.  
Connector to SIO 5567 GP73.  
BIOS request form need programing to GPI.  
LOW:VBAT OK.  
HIGH : VBAT LOSS



By Ivy's word document.  
Main:D0G-130050C-A68  
Av1:D0G-3000600-L07/D0G-1200520-I05




MICRO-STAR INT'L CO.,LTD


MS-7C13

Size Custom	Document Description <b>CUT VBAT circuit</b>	Rev 10
Date: Monday, June 25, 2018	Sheet 32 of 53	

15	PCH_SPI_MOSI	PCH_SPI_MOSI	R2365	0R0402	PCH_SPI_MOSI_R
15	PCH_SPI_MISO	PCH_SPI_MISO	R2366	0R0402	PCH_SPI_MISO_R
15	PCH_SPI_CLK	PCH_SPI_CLK	R2367	0R0402	PCH_SPI_CLK_R
15	PCH_SPI_CS#	PCH_SPI_CS#	R2368	0R0402	PCH_SPI_CS#_R
15	PCH_SPI_IO2	PCH_SPI_IO2	R2369	0R0402	PCH_SPI_IO2_R
15	PCH_SPI_IO3	PCH_SPI_IO3	R2370	0R0402	PCH_SPI_IO3_R



Main:D01-5204000-LA9  
Avl:D01-BAS4030-P15



MICRO-STAR INT'L CO.,LTD


MS-7C13

Size	Document Description	Rev
Custom	BIOS ROM	10
Date: Monday, June 25, 2018	Sheet 33 of 53	

## 5VDIMM FOR DDR


(3A for DDR, 6.6A for USB)

Change MOS Q10 P/N, from D03-6328A0C-N03 change to D03-4503NOC-ST8.  
2018/6/6



## 5VDUAL


5VDUAL is power source of 1P0SB, 1.8PSB & 3VSB



Change C308 form 0.1uF to 1K.  
2018/6/12


## SIO\_3VA

20mA





## 3VSB Power

3.3V; Max 2.9A  
Current limit 6A  
CHOKE Isat=8A  
OCP Test Value=8.64A



## 3VDSW


113mA (PCH) + 0.6mA (RTC) + 90mA (SLG4F42051)




MICRO-STAR INT'L CO.,LTD


MS-7C13


Size	Document Description	Rev
Custom	ACPI CONTROLLER	10
Date: Monday, June 25, 2018	Sheet 34 of 53	











DDR4\_1.2V 3.3A+ 7.85A+0.35A+0.13A=11.63A

3.3A FOR CPU  
7.85A FOR 2DIMM DDR4  
0.35A FOR VTT\_DDR  
0.13A FOR VCCPLL\_OC

D03-632BAOC-N03 3~4.6mohm/4.5V  
Current limit= 140K\*5uA/4.6mohm)= 15.217A  
Current limit= 140K\*5uA/3mohm)=23.333A  
Output Choke Isat=32A

OCP Test Value=20.32A


Vcs=140K\*5uA=0.7V(Spec:0.4V~3V)

Vout=0.75V/1.65K\*(1.65K+1K)=1.204V

NCT3933 source 10uA  
Vout=[VREF\*(1+R173/R1056)]+10uA\*R173  
=0.75V\*(1+1K/3.16K)+10uA\*1K=1.204V+0.010V=1.214V



NCT3933 sink 10uA  
Vout=[VREF\*(1+R173/R1056)]-10uA\*R173  
=0.75V\*(1+1K/3.16K)-10uA\*1K=1.204V-0.010V=1.194V

Iin=IocP\*Vout/0.8/Vin  
Iin=4.565A~6.9999A  
L02-3008043-M26  
Over 85°C ,Rated Current 1.5A,need check bead temp.





Irms = Iout \* SQRT((Vout/Vin) \* (1-(Vout/Vin)))  
=9.525 \* 0.427  
= 4.06797A

VID Pin	VREF (V)
H	0.675
L	0.75



f:426.57KHz(Spec:320KHz to 480KHz)  
tON:636.4456ns (Spec:100ns to 3us)

Current Limit 2.6A




Change MOS P/N.  
hi: D03-615BAOC-N03 change to D03-4337NOC-ST8.  
lo: D03-632BAOC-N03 change to D03-4503NOC-ST8.  
2018/6/6

Main:L04-82B7181-T15  
AVL:L04-82B7211-L65

MAX: 9.525A  
1.2V

SLP\_S4# de-assertion to VDDQ ramp down start


VPP ramp down after VDDQ ramp down



MS-7981 Add. Package C-states above C8 function

UPI VOLTAGE CONSOLE

0x26: RH=18K, RL=13K



L=tON\*(VIN-VDDQ)/(LIR\*ILOAD(MAX))  
tON=636.4456ns  
LIR:20%~40%  
L:0.63uH~1.27uH.

Current Limit 4.8A.  
CHOKE Isat=8A  
OCP Test Value=4.64A

$I_{in}=4.8A*2.5V/0.8/5V=3A$   
L02-3008043-M26  
Over 85°C ,Rated Current 1.5A,need check bead temp.

$$I_{rms} = I_{out} * \sqrt{(V_{out}/V_{in}) * (1 - (V_{out}/V_{in}))}$$

$$= 0.56A$$

FB Pin is within  $0.6V \pm 10\%$ ,  
PG is pulled up to VIN by internal 500K resistor.


VPP25  
 $0.6V/61.9K \cdot (196K + 61.9K) = 2.4998V$

ENABLE HIGH:1.2V

Make Sure VPP EN after 5VDIMM stable

VCCSTPLL

1.05V; 250mA



VCCSTPLL  
 $V_{out} = V_{ref} * (1 + (R1/R2))$   
 $= 0.8 * (1 + (1K/3.92K))$   
 $= 1.004V$

Current limit 3.8A.

PD(MAX)=1.33W

Vout 0.8V~1.6V; C1535 470pF~1nF, R1846 0~10Kohm


VDD 3.0V~5.5V, POR 2.4V~3.0V.  
VIN 1.0V~5.5V, POR 0.55V~0.95V.

EN Vih:1.4V Vil:0.6V

POK: As Vout arrives 92% of normal output voltage,  
then output the POK pin high to indicate the output is OK.

VCCPLL\_OC

2018/6/12 add.



from NCT3933  
1.2V; 110mA AJ9

EN: VIH1.2V  
EN pin Maximum: VIN+0.3V

## PCH 1VSB

1.0V; MAX:11.043A

Current limit=  $6.65k \cdot 10uA / 3.9mohm = 17.05A$   
 Current limit=  $6.65k \cdot 10uA / 5.1mohm = 13.04A$   
 CHOKE Isat=18A  
 From CHOKE I-L Curve, when I=25A, L=0.6uH.

4503 Rdson  
 10V 2.5~3mohm  
 4.5V 3.9~5.1mohm

Default Vout=1V

NCT3933 sink 10uA  
 $VREFIN = VREFOUT - 10uA \cdot R406 = 796mV - 8mV = 788mV$   
 $Vout = [VREFOUT \cdot (1 + R434/R435)] + \Delta Vout / 2$   
 $= 0.788V \cdot (1 + 1k / 3.92k) + 17.18mV / 2 = 0.997V$


NCT3933 source 10uA  
 $VREFIN = VREFOUT + 10uA \cdot R407 = 796mV + 8mV = 804mV$   
 $Vout = [VREFOUT \cdot (1 + R434/R435)] + \Delta Vout / 2$   
 $= 0.804V \cdot (1 + 1k / 3.92k) + 17.18mV / 2 = 1.0177V$

$I_{rms} = I_{out} \cdot \sqrt{(V_{out}/V_{in}) \cdot (1 - (V_{out}/V_{in}))}$   
 $= 8.72 \cdot 0.276$   
 $= 2.407A$

$I_{in} = I_{OCP} \cdot V_{out} / 0.8 / V_{in}$   
 $= 17.05A \cdot 1V / 0.8 / 5V = 4.2625A$   
 L02-3008043-M26  
 Over 85°C ,Rated Current 1.5A.




Change R407 form 806R to 768R.  
 2018/6/12

follow 7C08 change C1877 from 470R/8 to 1K/4.  
 2018/5/29






D03-632BA0C-N03 2.1~3.3mohm/10V Ciss=2096pF<8nF  
Current limit=  $5.1k \times 10uA / 3.3mohm = 15.455A$   
Current limit=  $5.1k \times 10uA / 2.1mohm = 24.286A$   
CHOKE Isat=17A  
From CHOKE I-L Curve, when I=25A, L=0.6uH.  
OCP Test Value=21.92A



$$\begin{aligned}\Delta V_{out\_ESR} &= \Delta I_L * ESR = 40\% * 11.1A * 4m\Omega = 17.76mV \\ \Delta V_{out\_C} &= \Delta I_L * (8 * C_{out} * f_{SW}) = 40\% * 11.1A / (8 * 560\mu F * 2 * 300KHz) = 1.65mV \\ V_{out\_SAG} &= ESR * I_{out} = 4m\Omega * 11.1A = 44.4mV\end{aligned}$$



0.95V; 6.4A

$$L = V_{out} * (1 - V_{out}/V_{in}) / (F_{sw} * I_{out} * 40\%)$$

$$= 0.95V * (1 - 0.95V/12V) / (500KHz * 6.4A * 40\%) = 0.68\mu H.$$

MAX: 6.4A


IMAX 8A  
ILIMIT=12A  
IOC=ILIMIT+40%\*IMAX/2=13.6A.  
CHOKE Isat=15A  
OCP Test Value=14.52A

$I_{in}=13.6A*0.95V/0.8/12V=1.345A$   
 L02-3008043-M26  
 Over 85℃ ,Rated Current 1.5A,need check bead temp.

SY8288_OCP	OCP
0	8A
floating	12A
1	16A

Change R2283 from install to uninstall.  
Add R2597. 2018/6/12

CPU CNL N come from CPU PROC SELECT#

$$((1k/1.74k)+1k)*0.6V=0.94482V$$



**MICRO-STAR INT'L CO.,LTD**

MS-7C13


Size Custom	Document Description <b>VCCIO - POWER MP5077</b>	Rev 10
Date: Monday, June 25, 2018		Sheet 44 of 53

## ATX POWER CONNECTOR


D26:By Ivy's word document.  
Main:D0G-130050C-A68  
Av1:D0G-3000600-L07/D0G-1200520-I05




## FRONT PANNEL



## LED




## Speaker Pin Header




## TPM

Don't colay espi debug.



DEBUG LED




LED \	GPP_H21	GPP_H22	GPP_H23	GPP_H20
亮	GPO HIGH	GPO LOW	GPO LOW	GPO LOW
滅	GPO LOW (default LOW)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)


LED  
RED:D0C-040P100-H91  
AVL:D0C-040S500-E07  
  
WHI:D0C-040T200-H91  
AVL:D0C-040S200-E07

- 關機斷電狀態下，3個LED先維持default全暗，開機通電後：
1. 首先進行CPU checkCPU LED 亮，check PASS後則CPU LED滅掉。
  2. 接著依序進行Memory /memory LED亮check PASS後則memory LED滅掉。
  3. VGA的check/VGA LED亮，check PASS後則VGA LED滅掉。
  4. 因此最後正常順利開機後，三個LED燈都是滅掉的。（系統重啟或其他原因造成系統重開機，則LED仍按上述行為動作）

EMI CAP




MICRO-STAR INT'L CO.,LTD		
MS-7C13		
Size Custom	Document Description <a href="#">EMI</a>	Rev 10
Date: Monday, June 25, 2018		Sheet 47 of 53




### MSI Heatsink





### Optical Fiducial Marks-120



### Simulation



### Mounting Holes



E21-7557050-L06  
AVL:E21-7557060-F02




G51-M15PXXA-A09



Y01-RHDMI03-000




7C13\_10  
PK0-07C1310-G37



2018/6/6 Add.  
2018/6/15 Delete VBAT for Eric.


### Marketing Name



### DIMM Slot



### PCIE X16 Slot



### 601-7B33-10S LED

